




6549235

1/10



09.02



2/10




FIG. 2

3/10





FIG. 3




**4/10**

**PG**




**FIG. 4A**



**FIG. 4B**

**FIG. 5A**

**6/10**



7/10




FIG. 6

8/10




FIG. 7



9/10





FIG. 8

**10/10**

Array Size	256 x 256
Pixel Size	20.4 $\mu\text{m}$
Technology	1.2 $\mu\text{m}$ n-well CMOS ( HP )
Maximum Clock Rate	10 MHz
Minimum Clock Rate	none
Maximum Pixel Rate	2.5 MHz
Maximum Integration Delay	$16 \times 10^9$ clock periods or 1600 secs at 10 MHz

**FIG. 9**